WHAT IS CLAIMED IS:

- 1 1. For use in a shared bus system comprising a plurality of
- 2 bus devices capable of requesting access to a shared bus, a bus
- 3 arbitrator operable to slowly activate and rapidly de-activate
- 4 tristate line drivers coupled to said shared bus, said bus
- 5 arbitrator comprising:
- an input interface capable of receiving a first bus
- 7 access request signal from a first of said plurality of bus
- 8 devices;

91

() 101

11 11

U

13

144

15=

- a delay circuit capable of receiving said first bus
- access request signal from said input interface and generating
- therefrom a time-delayed first bus access request signal; and
- a comparator circuit capable of receiving said first bus
 - access request signal from said input interface and said time-
 - delayed first bus access request signal from said delay circuit and
 - generating a line driver enable signal only if both of said first
- 16 bus access request signal and said time-delayed first bus access
- 17 request signal are enabled.

2

3

- 2. The bus arbitrator as set forth in Claim 1 wherein comparator circuit disables said line driver enable signal if either of said first bus access request signal and said time-delayed first bus access request signal is disabled.
 - 3. The bus arbitrator as set forth in Claim 2 wherein a time delay of said delay circuit is greater than a maximum de-activation delay period associated with said tri-state line drivers.
 - 4. The bus arbitrator as set forth in Claim 3 wherein said comparator circuit comprises an AND gate having a first input for receiving said first bus access request and a second input for receiving said time-delayed first bus access request signal.

1

3

5

- 5. The bus arbitrator as set forth in Claim 3 wherein said delay circuit is an asynchronous delay circuit.
 - 6. The bus arbitrator as set forth in Claim 5 wherein said delay circuit comprises an even number of inverters connected in series, wherein a first of said even number of inverters receives said first bus access request signal from said input interface and a last of said even number of inverters generates said time-delayed first bus access request signal.
 - 7. The bus arbitrator as set forth in Claim 3 wherein said delay circuit is a synchronous delay circuit.
 - 8. The bus arbitrator as set forth in Claim 7 wherein said delay circuit comprises a flip-flop having an input capable of receiving said first bus access request signal from said input interface and an output coupled to said comparator circuit that generates said time-delayed first bus access request signal.

5

6

7

8

9

10

114

1**5**±

17]

18

19

20

21

22

9. A shared bus system comprising:

N bus devices capable of requesting access to a shared bus;

M tristate line drivers, each of said M tristate line drivers having an input for receiving a logic bit from one of said N bus devices and an output for outputting said received logic bit to said shared bus, wherein said each tristate line driver outputs said received logic bit when a line driver enable signal associated with said each tristate line driver is enabled and an output of said each tristate line driver is put into a high-impedance state when said line driver enable signal is disabled; and

a bus arbitrator operable to slowly activate and rapidly de-activate said M tristate line drivers, said bus arbitrator comprising:

an input interface capable of receiving a first bus access request signal from a first of said N bus devices;

a delay circuit capable of receiving said first bus access request signal from said input interface and generating therefrom a time-delayed first bus access request signal; and a comparator circuit capable of receiving said first

bus access request signal from said input interface and said time-delayed first bus access request signal from said delay

- circuit and generating a line driver enable signal only if
 both of said first bus access request signal and said timedelayed first bus access request signal are enabled.
- 1 10. The shared bus system as set forth in Claim 9 wherein 2 comparator circuit disables said line driver enable signal if 3 either of said first bus access request signal and said time-4 delayed first bus access request signal is disabled.
 - 11. The shared bus system as set forth in Claim 10 wherein a time delay of said delay circuit is greater than a maximum deactivation delay period associated with said tri-state line drivers.
 - 12. The shared bus system as set forth in Claim 11 wherein said comparator circuit comprises an AND gate having a first input for receiving said first bus access request and a second input for receiving said time-delayed first bus access request signal.
- 1 13. The shared bus system as set forth in Claim 11 wherein 2 said delay circuit is an asynchronous delay circuit.

2

3

- 14. The shared bus system as set forth in Claim 13 wherein said delay circuit comprises an even number of inverters connected in series, wherein a first of said even number of inverters receives said first bus access request signal from said input interface and a last of said even number of inverters generates said time-delayed first bus access request signal.
 - 15. The shared bus system as set forth in Claim 11 wherein said delay circuit is a synchronous delay circuit.
 - 16. The shared bus system as set forth in Claims 15 wherein said delay circuit comprises a flip-flop having an input capable of receiving said first bus access request signal from said input interface and an output coupled to said comparator circuit that generates said time-delayed first bus access request signal.

- 1 17. For use in a shared bus system comprising N bus devices
- 2 capable of requesting access to a shared bus, a method for slowly
- activating and rapidly de-activating a plurality of tristate line
- 4 drivers coupled between the shared bus and the N bus devices, the
- 5 method comprising the steps of:
- receiving a first bus access request signal from a first
- 7 of the plurality of bus devices;
 - generating from the first bus access request signal a time-delayed first bus access request signal; and

comparing in a comparator circuit the first bus access request signal and the time-delayed first bus access request signal and generating a line driver enable signal only if both of the first bus access request signal and the time-delayed first bus access request signal are enabled.

- 18. The method as set forth in Claim 17 further comprising
- 2 the step of disabling the line driver enable signal if either of
- 3 the first bus access request signal and the time-delayed first bus
- 4 access request signal is disabled.

- 1 19. The method as set forth in Claim 18 wherein a time delay
- 2 associated with the time-delayed first bus access request signal is
- 3 greater than a maximum de-activation delay period associated with
- 4 the plurality of tri-state line drivers.
- 20. The shared bus system as set forth in Claim 19 wherein
- the comparator circuit comprises an AND gate having a first input
- 3 for receiving the first bus access request and a second input for
- receiving the time-delayed first bus access request signal.